Regviz

Silicon Labs /SiM3_NRND /SIM3L167_C /I2C_0 /SCONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SCONFIG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/SiM3_NRND/SIM3L166_C/I2C_0/SCONFIG#0x0

31282724232019161512118743000000000000000000000000000000000000000000SETUP0HOLD0SCLL0SCLLTIMER

Description

SCL Signal Configuration

Fields

SETUP

Data Setup Time Extension.
HOLD

Data Hold Time Extension.
SCLL

SCL Low Time.
SCLLTIMER

SCL Low Timeout Bits [3:0].

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data